FILES
lab-example/dumb-alu.vhdl
lab-example/Makefile
design1/design1.vhdl
design1/Makefile
design2/design2.vhdl
design2/Makefile
design3/design3.vhdl
design3/Makefile
