// (C) 2001-2021 Intel Corporation. All rights reserved.
// This simulation model contains highly confidential and
// proprietary information of Intel and is being provided
// in accordance with and subject to the protections of the
// applicable Intel Program License Subscription Agreement
// which governs its use and disclosure. Your use of Intel
// Corporation's design tools, logic functions and other
// software and tools, and its AMPP partner logic functions,
// and any output files from any of the foregoing (including device
// programming or simulation files), and any associated
// documentation or information are expressly subject to the
// terms and conditions of the Intel Program License Subscription
// Agreement, Intel FPGA IP License Agreement, or other
// applicable license agreement, including, without limitation,
// that your use is for the sole purpose of simulating designs
// for use exclusively in logic devices manufactured by Intel and sold
// by Intel or its authorized distributors. Please refer to the
// applicable agreement for further details. Intel products and
// services are protected under numerous U.S. and foreign patents,
// maskwork rights, copyrights and other intellectual property laws.
// Intel assumes no responsibility or liability arising out of the
// application or use of this simulation model.
// ACDS 21.1
//pragma protect begin_protected
//pragma protect key_keyowner=Cadence Design Systems.
//pragma protect key_keyname=CDS_KEY
//pragma protect key_method=RC5
//pragma protect key_block
5NtUCJHMWl9+UD8nYVR0wEIbzCfZbDz0JEaYtkxi7jArUfULJDO8U+dd2WGnnULn
+c0REfPRl5npDty4okcYOyQ9l9U5IMJZrNXi30chANFaMK+P++TRyAaVffYYMgrY
OkfLOBey9ESPcFSaYkU6afMaPM4XU80fb7Xx2JDOsGuJSGLrtP+fyg==
//pragma protect end_key_block
//pragma protect digest_block
S4xyXHv+tfwVEWjzsiA9TM+kl4s=
//pragma protect end_digest_block
//pragma protect data_block
[encoded data, 5395 characters]
Ml48O+xrvsuBVPaATCAEkw==
//pragma protect end_data_block
//pragma protect digest_block
d1sBxYT5QILkSRNat24zLk03+qY=
//pragma protect end_digest_block
//pragma protect end_protected
